Skip to content

GitLab

Projects Groups Topics Snippets

/

Help
Sign in

F Fairsyn
Project information
- Project information
- Activity
- Labels
- Members
Repository
- Repository
- Files
- Commits
- Branches
- Tags
- Contributor statistics
- Graph
- Compare revisions
Issues 0
- Issues 0
- List
- Boards
- Service Desk
- Milestones
Merge requests 0
- Merge requests 0
CI/CD
- CI/CD
- Pipelines
- Jobs
- Artifacts
- Schedules
Deployments
- Deployments
- Environments
- Releases
Packages and registries
- Packages and registries
- Package Registry
- Terraform modules
- Model experiments
Monitor
- Monitor
- Incidents
Analytics
- Analytics
- Value stream
- CI/CD
- Repository
Wiki
- Wiki
Snippets
- Snippets
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards

Collapse sidebar

Kaushik Mallik
Fairsyn

F

Fairsyn

Project ID: 2140

330 Commits
8 Branches
3 Tags
22.4 MiB Project Storage

Parallel reactive synthesis for omega-regular specifications under the transition fairness condition

Download source code

zip tar.gz tar.bz2 tar

Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)

Visual Studio Code (HTTPS)

IntelliJ IDEA (SSH)

IntelliJ IDEA (HTTPS)

Copy SSH clone URLgit-rts@gitlab.mpi-sws.org:kmallik/fairsyn.git
Copy HTTPS clone URLhttps://gitlab.mpi-sws.org/kmallik/fairsyn.git

README
Apache License 2.0