Remove hardcoded ideal processor model from aRTA (aae570d0) · Commits · RT-PROOFS / PROSA - Formally Proven Schedulability Analysis · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

P

PROSA - Formally Proven Schedulability Analysis
- Activity
- Members
- Labels

Snippets Groups Projects

aae570d0

Commit aae570d0 authored 5 years ago by Sergey Bozhko

Downloads
- Patches
- Plain Diff

Remove hardcoded ideal processor model from aRTA

parent 041d30a2

No related branches found

No related tags found

Loading

Checking pipeline status

Changes 4
Pipelines 1

Hide whitespace changes

Inline Side-by-side

Showing

analysis/abstract/abstract_rta.v 14 additions, 8 deletions

analysis/abstract/abstract_rta.v
analysis/abstract/abstract_seq_rta.v 2 additions, 0 deletions

analysis/abstract/abstract_seq_rta.v
analysis/abstract/definitions.v 7 additions, 3 deletions

analysis/abstract/definitions.v
analysis/abstract/run_to_completion.v 21 additions, 12 deletions

analysis/abstract/run_to_completion.v

with 44 additions and 23 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment