Skip to content
Snippets Groups Projects
Commit 7cd6b35d authored by Thierry Moreau's avatar Thierry Moreau Committed by Tianqi Chen
Browse files

[VERILOG] Generalize Buffer and Tests (#76)

* adding tvm_buffer and fifo testbench

* minor edits

* line buffer test bench

* adding double buffer tests for the tvm_buffer

* making variable consistent with  python style
parent 0f54865e
No related branches found
No related tags found
No related merge requests found
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment