- Apr 20, 2017
-
-
Tianqi Chen authored
* [DOC] Scan tutorial * Fix according to ziheng's comment
-
- Apr 18, 2017
-
-
Tianqi Chen authored
* [PERF] Add gemm * [DOC] Reduction tutorial
-
Yizhi Liu authored
-
ziheng authored
* [DOC] Add schedule_computaion * Finetune the doc * Finetune the doc * Finetune the doc * Set max_unroll_step=0 by default
-
Tianqi Chen authored
-
Tianqi Chen authored
-
- Apr 17, 2017
-
-
Tianqi Chen authored
-
Tianqi Chen authored
-
- Apr 16, 2017
-
-
Tianqi Chen authored
* [DOC] API doc organization. * remove breathe for now
-
- Apr 15, 2017
-
-
ziheng authored
* Add setup.py, fix comments * Update installation document
-
Tianqi Chen authored
* [DOC] Initial doc system * Migrate API * Update docs
-
Tianqi Chen authored
* [PERF] Persitent kernel * fix doc
-
- Apr 13, 2017
-
-
Tianqi Chen authored
-
- Apr 11, 2017
-
-
Tianqi Chen authored
-
- Apr 10, 2017
-
-
Tianqi Chen authored
-
ziheng authored
* [PASS] Support for partition loops with thread_axis * Add check for AttrStmt.attr_key
-
- Apr 09, 2017
-
-
Tianqi Chen authored
-
Tianqi Chen authored
* [SCHEDULE] Add group, refactor thread bind api. * fix doc * fix g++-4.8 * More testscase * Remove graph context from fix pt analysis
-
- Apr 02, 2017
-
-
Tianqi Chen authored
-
- Apr 01, 2017
-
-
Tianqi Chen authored
* [LANG/GPU] Cross Thread Reduction. * Fix doxygen error * Upgrade verilog testcase to new one
-
- Mar 29, 2017
-
-
Tianqi Chen authored
-
- Mar 27, 2017
-
-
Thierry Moreau authored
* adding tvm_buffer and fifo testbench * minor edits * line buffer test bench * adding double buffer tests for the tvm_buffer * making variable consistent with python style
-
- Mar 26, 2017
-
-
Tianqi Chen authored
-
Tianqi Chen authored
-
Tianqi Chen authored
* [CODEGEN] Refactor common codegen, Verilog Codegen * fix make * fix mk * update enable signal * change function name to at neg edge * Move test to correct place
-
- Mar 17, 2017
-
-
Tianqi Chen authored
* [VERILOG] VPI Mem Interface/ VPI MMap * fix test issues
-
- Mar 14, 2017
-
-
Tianqi Chen authored
* [RUNTIME] Refactor runtime to be DLPack compatible. Enable plugin of new runtime. * fix mac compile * ok
-
Tianqi Chen authored
* [VERILOG] Basic Verilog Testflow * fix build * fix the comment * fix lint in verilog
-
- Mar 12, 2017
-
-
Tianqi Chen authored
* [OP/LANG] Support Extern Call, more regression tests * [TEST] Include pylintrc
-
Tianqi Chen authored
-
- Mar 07, 2017
-
-
Tianqi Chen authored
-
- Mar 05, 2017
-
-
Tianqi Chen authored
* [IterVar/REFACTOR] Add types to IterVar * [ARITH/REFACTOR] Move IntSet to include * [REFACTOR/OP] Move Op detail to seperate folder. * fix test
-
- Mar 04, 2017
-
-
Ziheng Jiang authored
* loop_partition draft * divide loop variable into constant domain and variable domain & consider multiple partitions * process doubt interval * fix and refactor, add relax_map arg in BoundDeduce * fix testcase and comment * rebase to zero, convert to SSA * change the logic of generating loop code & fix issues * add a testcase for relax map in deducebound && fix issues * clean code * const auto& * add test_multi_if
-
- Mar 03, 2017
-
-
Tianqi Chen authored
-
- Mar 02, 2017
-
-
Tianqi Chen authored
-
- Mar 01, 2017
-
-
Tianqi Chen authored
-
Tianqi Chen authored
* [ARITH/VISITOR] Modular Analysis, ExprFunctor, StmtFunctor * retrigger * [IRFunctor] Migrated CodegenC * [IRFUNCTOR] Migrate CodeGenLLVM * [IRFunctor] Migrate canonical * [IRFunctor] Migrate vectorize * [IRFunctor] migrate CodeGenStackVM
-
- Feb 27, 2017
-
-
Tianqi Chen authored
-
- Feb 26, 2017
-
-
Tianqi Chen authored
-
Tianqi Chen authored
-